A cyclic A/D conversion circuit technique for sensor networks has been developed using 0.2-µm CMOS/FD-SOI technology. The FD-SOI analog switches can lower the supply voltage without degrading accuracy because of their negligible body effect. The proposed A/D converter achieves operation at the supply voltage of 1 V or less and can handle a sampling frequency ranging from 8 Sps to 8 kSps with a new clocking technique. key words: A/D converter, sample hold, FD-SOI, low voltage 
Introduction
There is now a great deal of interest in sensor-network systems, which gather various signals, such as a person's vital signs or environmental information. These systems contain a huge number of sensing nodes connected to a network and they receive signals from various places, a lot of people, or many kinds of objects [1] - [3] . Each sensing node should be small and low power and be able to handle various types of sensors. Figure 1 shows a sensing node, which consists of one or more analog sensors, an A/D converter, a controller or a processor, a network interface, and a battery.
To achieve compactness and low power, the sensing node should operate at a single supply voltage below 1 V. This would reduce power directly. Furthermore, lowvoltage operation of the circuits would make it possible to drive the node by a battery cell, such as a NiH battery, without a voltage converter. The A/D converter is connected to sensors directly, so it is a key component in the node. It should also be small, low power, and able to handle various signals, the frequencies of which range from several ten hertz to several kilohertz.
FD-SOI is expected to provide low-power and highspeed devices, and recently some digital circuit technologies with FD-SOI devices, such as multi-threshold CMOS (MTCMOS), have been proposed [4] , [5] . As for analog circuit technologies with FD-SOI devices, although some RF circuit technologies have been proposed [6] , verification has not been carried out.
In this paper, we propose a new cyclic A/D converter using FD-SOI sample/hold (S/H) circuits. The converter is low power and compact and can handle various types of analog signals. 
Small and Low-Power A/D Converter Architecture
A sensing node needs a small and low-power A/D converter. Figure 2 shows a block diagram of a cyclic and a pipeline A/D converter. The cyclic A/D converter uses only a onestage comparator by feed-backing the amplified residue to calculate all bits successively, while the pipeline converter uses multiple stages and feeds forward the residue to the next stage. When n and m are a resolution bit of the converter and one of a single stage, respectively, the number of stages of the pipeline converter is n/m. So the cyclic converter is smaller than the pipeline one. A converter consumes two kinds of power, namely, dynamic and static power. The dynamic power is consumed at the timing of conversion and the static power is consumed in the form of bias current and so on. So the power consumptions of the two converters (P cyclic and P pipeline ) are determined as follows:
where DP ADC and S P ADC are the dynamic and static power of a single stage, respectively, and ADC is either cyclic or pipeline. When the sampling frequencies of the converters are the same, the operation speed of a stage of the cyclic converter is n/m times faster than that of the pipeline one. The dynamic power of the cyclic converter and that of the pipeline one are the same:
In general, a pipeline converter consumes less power than a cyclic one because the slower stage in the pipeline converter allows us to lower the supply voltage. But this is not true when the supply voltage is fixed or when the supply voltage cannot be lowered any further. The comparator and op-amp in the stage need reference voltages, which are generated by a current mirror circuit or a ladder resistance. The power consumed for reference-voltage generation in the pipeline converter cannot be lowered as m/n times as that in the cyclic one. So, the pipeline converter consumes more static power than the cyclic one:
Moreover, the leakage current of transistors is not negligible in low-power circuits, and much larger current flows in the pipeline converter because of the large circuit size. From (1) to (4), it is clear that the cyclic A/D converter consumes less power than the pipeline one:
Merit of FD-SOI for Analog Circuits
Analog switches, especially switched-capacitor circuits, are widely used in analog circuits because of their high accuracy. But at a voltage below 1 V, the degradation of the onconductance of an analog switch becomes a serious problem. Figure 3 shows the simple switch model used in the S/H. The source voltage is biased at around V dd /2 and V gs is also around V dd /2, which is close to the threshold voltage (V th ). This produces small on-conductance and degrades switching speed seriously. Moreover, an analog switch using a bulk device exhibits a body effect because the source terminal is biased at V dd /2, and the effect increases V th , which is fatal for low-voltage operation. So the use of the conventional RC technique has been proposed for lowvoltage analog circuits [7] . To overcome these problems, we propose the use of FD-SOI devices for analog switches. The body effect is negligible because the body is floating electrically and its voltage is always near the source voltage. This merit is not available with bulk devices. Moreover, FD-SOI devices have sharp subthreshold characteristics and can lower V th . As a result, the A/D converter with an FD-SOI S/H can lower the supply voltage. Figure 4 shows a simulation of the relation between the input voltage and the on-conductance of an CMOS TG-type analog switch. In the simulation, V dd was set to 1 V and each threshold voltage of FD-SOI and bulk was set to a voltage at which leakage current is the same. The result shows the on-conductance of the FD-SOI switch is larger than that of the bulk one, which means the settling time with FD-SOI is faster than that with bulk at the same supply voltage, or the accuracy at the same sampling frequency is higher with an FD-SOI switch. The accuracy of an A/D converter depends on the characteristics of analog switches. Lower V dd makes the onconductance smaller and the settling time longer. This limits the sampling frequency or the accuracy of the A/D converter. Figure 5 shows a simulation of the relation between V dd and the maximum sampling frequency of the cyclic A/D converter for 8-bit accuracy. A converter with FD-SOI can lower V dd to 0.9 V at 8 kilo-samplings per second (kSps), which is the sampling frequency for voice signal, whereas the V dd for bulk is 1.4 V. Considering battery drive, the low-voltage operation below 1 V is a big merit for sensornetwork systems.
Novel Clock Scheme for Wide Sampling-Frequency Range
A/D converters for sensor networks have to handle a wide range of sampling frequencies. The FD-SOI S/H described above is useful for high sampling frequency, i.e., several kilohertz. At low sampling frequency, such as tens of hertz, however, accuracy degradation caused by leakage current cannot be ignored. Furthermore, the power consumed by DC current in the analog block is wasteful because the block is active for a long sampling period.
To solve these problems, we propose a new clocking technique that suppresses the accuracy degradation and manages the power consumption. Figure 6 shows the timing chart of the conventional clocking scheme and the proposed one. The proposed scheme uses a clock that corresponds to the highest sampling frequency. At a low frequency, after the conversion is completed, the A/D converter sleeps till the next sampling time. In this scheme, the active time is only 125 µs for all sampling frequencies. In contrast, it is 10 ms for 100 Sps with a conventional scheme. The proposed scheme suppresses the power consumption to 1/80. Figure 7 shows the effects of the technique in suppressing accuracy degradation. The scheme reduces the total voltage drop to 60 µV and achieves 12-bit accuracy. The values are 2.3 mV and 6 bits at 100 Sps with the conventional scheme. When a sensor in front of the A/D converter has high output impedance, the tracking speed of the S/H circuit falls, which may increase the distortion and reduce the accuracy of the S/H circuit. In this case, inserting a unity gain buffer, such as a voltage follower, between the sensor and the converter decreases the output impedance of the sensor and suppresses the degradation of the performance of the converter. The proposed clocking scheme can also control the buffer so that it is switched OFF during the sleep mode for low power operation.
Experimental Results
We designed and fabricated a cyclic A/D converter using a 0.2-µm CMOS/SOI technology. A microphotograph of the A/D converter is shown in Fig. 8 . The core size is 0.5 mm × 2.0 mm. The active power consumption is 350 µW at 8 kSps. The sampling frequency is variable from 8 Sps to 8 kSps. The spectrum of a 100-Hz input signal at the sampling frequency of 1 kHz is shown in Fig. 9 . The signal-to-noise and distortion ratio (SNDR) is 32 dB. This SNDR shows that the effective number of bits (ENOB) is 
Conclusion
An A/D converter for sensor networks should be small, low power, and able to handle various signals. The cyclic A/D converter architecture is smaller and consumes less power than the pipeline architecture at the same supply voltage because of its lower static power consumption. An FD-SOI analog switch has larger on-conductance and better accuracy than a bulk one at the same voltage. An A/D converter with FD-SOI analog switch can lower the supply voltage for the same accuracy and sampling frequency. The developed cyclic A/D converter shows the SNDR of 32 dB and 350 µW at the sampling frequency of 8 kSps.
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